Introduction
Plasma processing has become essential in the microelectronic industries to fabricate finer patterns. As feature size of devices has shrunk, plasma-induced damages (PID) can no longer be neglected. Ion-bombardment damage, one of the PID mechanisms, is realized as "Si recess" [1] ( Fig. 1) . The size of the recess is to be in conflict with device design margin, and controlling layer thickness will be crucial in scaled devices [2] . We have identified by a photoreflectance spectroscopy (PRS)-based technique that plasma-exposed surface region includes latent defects of significant order ( > 10 12 cm −2 ), in particular, near the interface between surface and Si substrate [2, 3] . However, there have been few detailed studies of plasma-damaged surface structures which play important roles in device characteristics. In this study, we analyze in detail the structure of plasma-exposed Si surface by focusing on the interface layer (IL) structure. We employed spectroscopic ellipsometry (SE) [4] , PRS [2, 3] , transmission electron microscopy (TEM), molecular dynamics (MD) simulation, Rutherford backscattering spectroscopy (RBS) and capacitance-voltage (C-V) measurement to investigate the structures. Based on comprehensive analyses, we provide a key issue, e.g., that conventional methodology can lead to an erroneous conclusion in addressing the structures and clarifying the PID mechanisms.
Experimental
N-type (100) silicon wafers (0.02 Ωm) were mounted on an ICP (inductively coupled plasma) chamber stage. Ar gas was utilized in order to eliminate chemical reactions. Chamber pressure was 20 mTorr. The wafers were exposed to the plasma for 30 seconds. Source power (responsible for determining plasma density and electron temperature) was 300 W. 13.56 MHz bias with the power ranging from 0 W (no bias) to 400 W was applied to control ion energies. The waveform of the bias was monitored near the stage by an oscilloscope, and a self-bias voltage (V dc ) was measured. Since plasma potential was ranging from 11 to 16 V in these configurations, V dc approximately corresponds to the mean ion impact energy to the surface [5] .
Two optical analyses, SE and PRS, were conducted to identify damaged layer thickness and defect density. In SE analysis, data was fitted against two optical models: model A is a commonly and widely used three-layer model (ambient/SiO 2 /substrate) and model B is a four-layer model (ambient/SiO 2 /interface/substrate). Interface layer (IL) was modeled as a composite of SiO 2 and crystalline Si with Bruggeman's effective medium approximation (EMA). Parameters were determined by minimizing mean square deviation (δ). Also the defect density in IL was analyzed by the PRS-based model for comparison [2, 3] . TEM, MD simulation, RBS and C-V measurement were carried out to clarify the structure. Table I shows the results of SE using models A and B. Increase in thickness can be observed with model A for higher bias powers. Large δ at > 200 W indicate deviation from model A. Meanwhile, using model B, we obtained smaller δ (better fit) for each configuration. As V dc increased, the surface layer (SL) thickness (d 1 ) decreased and IL (d 2 ) became predominant at around |V dc | > 200 V (Fig. 2) . From this figure we can see that the total layer thickness (d 1 + d 2 ) saturates at 5 nm. The PRS-based analysis also estimates (not shown) the defect density in the vicinity of IL ranging from 6.9 × 10 12 to 2.0 × 10 13 cm −2 with an increase in V dc in the present study. Fig. 1 Schematic illustration of substrate damage by energetic ion bombardment usually associated with "Si recess". Although the feature size of MOSFETs has shrunk dramatically, thickness of Si recess is believed to be unchanged and will be in conflict with device size such as source/drain extension depth in the near future. Fig. 3(a) shows a TEM image of a sample which corresponds to process E in Table I . Layer thickness was found to be 4.6 nm. We have compared this with the SE results in Fig. 3(b) . Model B showed better agreement with TEM. Closer observation of the interfacial region reveals that crystalline orientation is preserved for several monolayers towards the surface. This is in good agreement with model B not only in terms of IL thickness (as illustrated in Fig. 3(b) ), but also meets the assumptions of EMA.
Results and Discussion
Previous MD simulation studies showed that typical sputtering thresholds for Ar impacting Si and SiO 2 targets are at around 50 eV [6] . Thus, the decrease in d 1 assigned in Fig. 2 (indicated by an arrow) is considered to be attributed to physical sputtering of the surface. When ions (Ar and/or O) bombard the surface, they may scatter oxygen atoms present in the native oxides and penetrate into the substrate. The phenomenon intensifies with higher ion energies, i.e. higher V dc . The resulting layer would be partially oxidized, and would be recognized by SE as the IL. In order to confirm these mechanisms, we have further developed a MD simulation using Stillinger-Weber type interatomic potentials [7] . One of the results is shown in Fig. 4(a) . The results were comparable with TEM and SE. A previous study [4] proposed a model consisting of SiO 2 and amorphous Si as SL. However, the results obtained here by SE, TEM and MD identified the SL as stoichiometric SiO 2 , which is also supported by RBS (not shown here). Furthermore, the structure observed by above techniques was also confirmed as distortion of the capacitance-voltage (C-V) curve as shown in Fig. 4(b) .
Conclusion
We have analyzed the ion-bombardment damage by an ICP system from viewpoints of optical analyses, MD simulation and C-V characteristics. We have confirmed that an appropriate and accurate model for plasma-damaged silicon surface structures should include an interface layer between the surface layer and the substrate. This was supported by both MD simulation and C-V measurement. We have also assigned surface sputtering and more severe damage at high bias voltages, resulting in larger defect densities in IL. Note that the defects in IL assigned here will remain even after a wet etch process and degrade device performance. The results in this study indicate that conventional models may yield inaccurate damage analysis, and that consideration of an interface layer is inevitable for precise damage control. 
